03 2013 档案
摘要：Hi all, Xilinx recommend using SRL16 to make large delay instead of cascade flip-flops. Can you tell me the advantages of it? And for the large delay, it often uses SRL16+flip-flop which means the last delay element is flip-flop. Can you tell me why the last delay element is not SRL16 but a flip-flo
阅读全文
摘要：1.多速率数字信号处理发展史上的开山之作－－－－经典R. E. Crochiere and L. R. RabinerMultirate Digital Signal Processing Prentice-Hall, 1983, ISBN 0-13-605162-6. This book is the only real reference for filter banks and multirate systems, as opposed to being a tutorial.Peter Kootsookos notes: this book is most certainly an e
阅读全文
摘要：关于胶连逻辑（glue logic）的解释如下：gule logic的中文含意是“胶合逻辑”，它是连接复杂逻辑电路的简单逻辑电路的统称。例如，一个ASIC芯片可能包含许多诸如微处理器、存储器功能块或者通信功能块之类的功能单元，这些功能单元之间通过较少的粘合逻辑连接起来。在印制板（PCB）层，粘合逻辑可以使用具有较少逻辑门的“粘合芯片”实现，例如PAL、GAL、CPLD等。"Do not add glue-logic at the top level"的意思就是说在设计的顶层连接各个子模块的时候要直接相连，而不要插入一些简单逻辑来连接各个子模块。glueless interf
阅读全文
