10 2021 档案

FPGA输出时钟jitter
摘要：If customer performs simple clock forwarding from clock source -> FPGA clock input -> FPGA clock output; what will be jitter specification of such clo 阅读全文
posted @ 2021-10-08 11:43 xmzhou 阅读(252) 评论(0) 推荐(0) 编辑

点击右上角即可分享
微信分享提示