[转]Verilog综合时wire和reg如何防止被优化

https://www.cnblogs.com/daqiang/archive/2012/06/04/2535270.html

 

https://blog.csdn.net/tianyake_1/article/details/50463633