随笔分类 - Verilog HDL
摘要：1. 目的 本规范的目的是提高书写代码的可读性、可修改性、可重用性，优化代码综合和仿真的结果，指导设计工程师使用VerilogHDL规范代码和优化电路，规范化可编程技术部的FPGA设计输入，从而做到：① 逻辑功能正确，②可快速仿真，③ 综合结果最优（如果是hardware model)，④可读性较好
阅读全文
摘要：81.A D flip-flop is a circuit that stores a bit and is updated periodically, at the (usually) positive edge of a clock signal. D flip-flops are create
阅读全文
摘要：知乎上有个详细的解答专栏：https://zhuanlan.zhihu.com/c_1131528588117385216 73.Implement the circuit described by the Karnaugh map below. module top_module( input a
阅读全文
摘要：66.Create a half adder. A half adder adds two bits (with no carry-in) and produces a sum and carry-out. module top_module( input a, b, output cout, su
阅读全文
摘要：61.Create a one-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b. module top_module( input a, b, sel, output out ); assign out
阅读全文
摘要：44.Implement the following circuit: in-->out module top_module ( input in, output out); assign out=in; endmodule 45.Implement the following circuit: m
阅读全文
摘要：[注]这个网站比较神奇的一点就在于，不解出来就不让你看答案。所以经常一个错误卡好久。。不过有大佬在GitHub发过答案了： https://github.com/M-HHH/HDLBits_Practice_verilog 31.Build a 2-to-1 mux that chooses bet
阅读全文
摘要：16.Given several input vectors, concatenate them together then split them up into several output vectors. There are six 5-bit input vectors: a, b, c,
阅读全文
摘要：听别人推荐了一个Verilog刷题网站：https://hdlbits.01xz.net/wiki/Main_Page 01.Build a circuit with no inputs and one output. That output should always drive 1 (or lo
阅读全文