Counter 1000

合集 - Verilog学习(62)

1.Decade counter2024-04-102.Four-bit binary counter2024-04-103.Decade counter again2024-04-104.Slow decade counter2024-04-105.Counter 1-122024-04-10

6.Counter 10002024-04-10

7.4-digit decimal counter2024-04-108.12-hour clock2024-04-109.Hdlbits博文分布2024-04-1010.4-bit shift register2024-04-1111.Left/right rotator2024-04-1112.Left/right arithmetic shift by 1 or 82024-04-1113.5-bit LFSR2024-04-1114.3-bit LFSR2024-04-1115.32-bit LFSR2024-04-1116.Shift register2024-04-1117.Shift register(2)2024-04-1118.3-input LUT2024-04-1119.Rule 902024-04-1220.Rule 1102024-04-1221.Conway's Game of Life 16x162024-04-1222.Simple FSM1(asynchronous reset)2024-04-1423.Simple FSM1(synchronous reset)2024-04-1424.Simple FSM2(asynchronous reset)2024-04-1425.Simple FSM2(synchronous reset)2024-04-1426.Simple state transition 32024-04-1427.Simple one-hot state transition 32024-04-1428.Simple FSM 3（asynchronous reset）2024-04-1429.Simple FSM 3（synchronous reset）2024-04-1430.Design a Moore FSM2024-04-1431.Lemmings 12024-04-1432.Lemmings 22024-04-1433.Lemmings 32024-04-1534.Lemmings 42024-04-1535.One-hot FSM2024-04-1536.PS/2 packet parser2024-04-1537.PS/2 packet parser and datapath2024-04-1538.Serial receiver2024-04-1539.Serial receiver and datapath2024-04-1540.Serial receiver with parity checking2024-04-1541.Sequence recognition2024-04-1642.Q8:Design a Mealy FSM2024-04-1643.Q5a:Serial two's complementer(Moore FSM)2024-04-1644.Q5b:Serial two's complementer(Moore FSM)2024-04-1645.Q3a:FSM2024-04-1646.Q3b:FSM2024-04-1647.Q3c:FSM logic2024-04-1648.Q6b:FSM next-state logic2024-04-1649.Q6c:FSM next-state logic2024-04-1650.Q6:FSM2024-04-1651.Q2a：FSM2024-04-1652.Q2:One-hot FSM equations2024-04-1653.Q2a: FSM2024-04-1654.Q2b：Another FSM2024-04-1655.Counter with period 10002024-04-1656.4-bit shift register and down counter2024-04-1657.FSM:Sequence 1101 recognizer2024-04-1658.FSM:Enable shift register2024-04-1659.FSM:The complete FSM2024-04-1660.The complete timer2024-04-1661.FSM:One-hot logic equations2024-04-1662.UART2024-04-16

收起

From a 1000 Hz clock, derive a 1 Hz signal, called OneHertz, that could be used to drive an Enable signal for a set of hour/minute/second counters to create a digital wall clock. Since we want the clock to count once per second, the OneHertz signal must be asserted for exactly one cycle each second. Build the frequency divider using modulo-10 (BCD) counters and as few other gates as possible. Also output the enable signals from each of the BCD counters you use (c_enable[0] for the fastest counter, c_enable[2] for the slowest).
The following BCD counter is provided for you. Enable must be high for the counter to run. Reset is synchronous and set high to force the counter to zero. All counters in your circuit must directly use the same 1000 Hz signal.
module bcdcount (
	input clk,
	input reset,
	input enable,
	output reg [3:0] Q
);

题目网站

 1 module top_module (
 2     input clk,
 3     input reset,
 4     output OneHertz,
 5     output [2:0] c_enable
 6 ); //
 7 wire[3:0]    one, ten, hundred;
 8     assign c_enable = {one == 4'd9 && ten == 4'd9, one == 4'd9, 1'b1};
 9     
10     assign OneHertz = (one == 4'd9 && ten == 4'd9 && hundred == 4'd9);
11     
12     bcdcount counter0 (clk, reset, c_enable[0], one);
13     bcdcount counter1 (clk, reset, c_enable[1], ten);
14     bcdcount counter2 (clk, reset, c_enable[2], hundred);
15 
16     //bcdcount counter0 (clk, reset, c_enable[0]/*, ... */);
17     //bcdcount counter1 (clk, reset, c_enable[1]/*, ... */);
18 
19 endmodule

再写：

1. assign c_enable = {one == 4'd9 && ten == 4'd9, one == 4'd9, 1'b1};的理解。
   答：首先要理解c_enable的作用，可以理解为这个计数器的小时、分钟、秒，这三个部分，每一个部分想启动一次计数，都要有这部分对应的enable来作为使能信号。联系现实生活的时间计数（只不过这里是10倍10倍的计数，而不是60），秒的部分自然是每个周期都要运作，分钟的部分要在第10个周期，也即one == 4'd9，小时的部分要在第100个周期，也即one == 4'd9 && ten == 4'd9，因为调用的是bcd计数器，记不到100，只能10x10的来计数。
   
   
2. assign OneHertz = (one == 4'd9 && ten == 4'd9 && hundred == 4'd9);的理解。
   答：实现了“从 1000 Hz 时钟中，导出一个 1 Hz 信号，称为 OneHertz”的功能。