合集-Verilog学习
摘要：Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is synchronous, and should reset the counter to 0
阅读全文
摘要：Build a 4-bit binary counter that counts from 0 through 15, inclusive, with a period of 16. The reset input is synchronous, and should reset the count
阅读全文
摘要：Make a decade counter that counts 1 through 10, inclusive. The reset input is synchronous, and should reset the counter to 1. 题目网站 1 module top_module
阅读全文
摘要：Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is synchronous, and should reset the counter to 0
阅读全文
摘要：Design a 1-12 counter with the following inputs and outputs: Reset Synchronous active-high reset that forces the counter to 1 Enable Set high for the
阅读全文
摘要：From a 1000 Hz clock, derive a 1 Hz signal, called OneHertz, that could be used to drive an Enable signal for a set of hour/minute/second counters to
阅读全文
摘要：Build a 4-digit BCD (binary-coded decimal) counter. Each decimal digit is encoded using 4 bits: q[3:0] is the ones digit, q[7:4] is the tens digit, et
阅读全文
摘要：Create a set of counters suitable for use as a 12-hour clock (with am/pm indicator). Your counters are clocked by a fast-running clk, with a pulse on
阅读全文
摘要：Hdlbits的习题文章前前后后做了几遍，每一次都有不一样的感受，题目按照顺序正在整理，截止Circuis->Sequential Logic->Counters这部分之前，练习的文章见我的博客的文章部分，从Counters开始，我将练习的文章迁移至我的博客的随笔部分。 完成了代码的练习，再过一段时
阅读全文
摘要：Build a 4-bit shift register (right shift), with asynchronous reset, synchronous load, and enable. areset: Resets shift register to zero. load: Loads
阅读全文
摘要：Build a 100-bit left/right rotator, with synchronous load and left/right enable. A rotator shifts-in the shifted-out bit from the other end of the reg
阅读全文
摘要：Build a 64-bit arithmetic shift register, with synchronous load. The shifter can shift both left and right, and by 1 or 8 bit positions, selected by a
阅读全文
摘要：A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is on
阅读全文
摘要：Write the Verilog code for this sequential circuit (Submodules are ok, but the top-level must be named top_module). Assume that you are going to imple
阅读全文
摘要：See Lfsr5 for explanations. Build a 32-bit Galois LFSR with taps at bit positions 32, 22, 2, and 1. 题目网站 module top_module( input clk, input reset, //
阅读全文
摘要：Implement the following circuit: 题目网站 module top_module ( input clk, input resetn, // synchronous reset input in, output out); reg [3:0]q; assign out=
阅读全文
摘要：Write a top-level Verilog module (named top_module) for the shift register, assuming that n = 4. Instantiate four copies of your MUXDFF subcircuit in
阅读全文
摘要：In this question, you will design a circuit for an 8x1 memory, where writing to the memory is accomplished by shifting-in bits, and reading is "random
阅读全文
摘要：Rule 90 is a one-dimensional cellular automaton with interesting properties. The rules are simple. There is a one-dimensional array of cells (on or of
阅读全文
摘要：Rule 110 is a one-dimensional cellular automaton with interesting properties (such as being Turing-complete). There is a one-dimensional array of cell
阅读全文
