摘要：
4.2 Submission Queue Entry – Command FormatEach command is 64 bytes in size.Command Dword 0, Namespace Identifier, Metadata Pointer, PRP Entry 1, PRP 阅读全文
摘要：
4 Data StructuresThis section describes data structures used by NVM Express.4.1 Submission Queue & Completion Queue DefinitionSections 4.1, 4.1.1 and 阅读全文
摘要：
Controller registers are located in the MLBAR/MUBAR registers (PCI BAR0 and BAR1) that shall be mapped to a memory space that supports in-order access 阅读全文
摘要：
2.6 Advanced Error Reporting Capability (Optional)The Advanced Error Reporting definitions below are based on the PCI Express 2.1 Base specification. 阅读全文
摘要：
The PCI Express Capability definitions below are based on the PCI Express 2.1 Base specification. Implementations may choose to base the device on a s 阅读全文
摘要：
Note: It is recommended that the controller allocate a unique MSI-X vector for each Completion Queue.The Table BIR and PBA BIR data structures may be 阅读全文
摘要：
NOTE: NVM Express implementations that reside behind PCI compliant bridges, such as PCI Express Endpoints, are restricted to having 32-bit assigned ba 阅读全文
摘要：
This section describes the PCI Express register values when the PCI Express is the system bus used. Other system buses may be used in an implementatio 阅读全文
摘要：
1 Introduction1.1 OverviewNVM Express (NVMe) is an interface that allows host software to communicate with a non-volatile memory subsystem. This inter 阅读全文