Verilog高亮测试

module water_led(
    input        CLOCK_50,                // 板载时钟50MHz
    input        Q_KEY,                   // 板载按键RST
    output [8:1] LED                      // LED[1] ~ LED[8]
);