PA-RISC

http://baike.baidu.com/view/167703.htm

PA-RISC处理器
编辑
 
HP（惠普）公司的RISC芯片PA-RISC于1986年问世。
第一款芯片的型号为PA-8000，主频为180MHz，后来陆续推出PA—8200、PA-8500和PA-8600等型号。HP公司开发的64位微处理器PA-8700于2001年上半年正式投入服务器和工作站的使用。这种新型处理器的设计主频达到800MHz以上。PA-8700使用的工艺是0.18微米SOI铜CMOS工艺，采用7层铜导体互连，芯片上的高速成缓存达到2.25MB，比PA-8600增加了50%。
HP公司陆续推出PA-8800和PA-8900处理器，其主频分别达到1GHz和1.2GHz。RA-RISC同时也是IA-64的基础。在未来的IA-64芯片中，会继续保持许多PA-RISC芯片的重要特性，包括PA-RISC的虚拟存储架构、统一数据格式、浮点运算、多媒体和图形加速等。
 
 
 
http://zh.wikipedia.org/wiki/PA-RISC

PA-RISC，由惠普公司开发的一种处理器指令集架构，属于精简指令集架构。PA 是指精准指令集架构（Precision Architecture），所以它又被称为惠普精准指令集架构（Hewlett Packard Precision Architecture，HP/PA）。它首次出现于1986年2月26日，HP 3000 930系列以及HP 9000 840模式处理器之中。

它之后被惠普公司与英特尔联合开发的Itanium指令集架构所取代。

 

 

http://en.wikipedia.org/wiki/PA-RISC

PA-RISC

From Wikipedia, the free encyclopedia
 
 
PA-RISC (HP/PA)
Designer Hewlett-Packard
Bits 64-bit (32→64)
Introduced 1986 (1996 PA-RISC 2.0)
Version 2.0 (1996)
Design RISC
Encoding Fixed
Branching Compare and branch
Endianness Big
Extensions Multimedia Acceleration eXtensions (MAX), MAX-2
Open No
Registers
General purpose 32
Floating point 32 64-bit (16 64-bit in PA-RISC 1.0)
HP PA-RISC 7300LC Microprocessor

PA-RISC is an instruction set architecture (ISA) developed by Hewlett-Packard. As the name implies, it is a reduced instruction set computer (RISC) architecture, where the PA stands for Precision Architecture. The design is also referred to as HP/PA for Hewlett Packard Precision Architecture.

The architecture was introduced on 26 February 1986 when the HP 3000 Series 930 and HP 9000 Model 840 computers were launched featuring the first implementation, the TS1.[1][2]

PA-RISC has been succeeded by the Itanium (originally IA-64) ISA jointly developed by HP and Intel.[3] HP stopped selling PA-RISC-based HP 9000 systems at the end of 2008 but will support servers running PA-RISC chips until 2013.[4]

 

 

History[edit]

In the late 1980s HP was building four series of computers, all based on CISC CPUs. One line was the IBM PC compatible Intel i286 based Vectra Series started 1986. All others were non-Intel systems. One of them was the HP Series 300 of Motorola 68000-based workstations, another Series 200 line of technical workstations based on a custom silicon on sapphire (SOS) chip design, the SOS based 16-bit HP 3000 classic series and finally the HP 9000 Series 500 minicomputers, based on their own (16 and 32-bit) FOCUS microprocessor. HP planned to use PA-RISC to move all of their non-PC compatible machines to a single RISC CPU family.

Precision Architecture was introduced in 1986. It had thirty-two 32-bit integer registers and sixteen 64-bit floating-point registers. The number of floating-point registers was doubled in the 1.1 version to 32 once it became apparent that 16 were inadequate and restricted performance. The architects included Allen Baum, Hans Jeans, Michael J. Mahon, Ruby Bei-Loh Lee, Russel Kao, Steve Muchnick, Terrence C. Miller, David Fotland, and William S. Worley.[5]

The first implementation was the TS1, a central processing unit built from discrete transistor-transistor logic (74F TTL) devices. Later implementations were multi-chip VLSI designs fabricated in NMOS processes (NS1 and NS2) and CMOS (CS1 and PCX). They were first used in a new series of HP 3000 machines in the late 1980s – the 930 and 950, commonly known at the time as Spectrum systems, the name given to them in the development labs. These machines ran MPE/iX. The HP 9000 machines were soon upgraded with the PA-RISC processor as well, running the HP-UX version ofUNIX.

Other operating systems ported to the PA-RISC architecture include Linux, OpenBSD, NetBSD and NEXTSTEP.

An interesting aspect of the PA-RISC line is that most of its generations have no Level 2 cache. Instead large Level 1 caches are used, formerly as separate chips connected by a bus, and now integrated on-chip. Only the PA-7100LC and PA-7300LC had L2 caches. Another innovation of the PA-RISC was the addition of vectorized instructions (SIMD) in the form of MAX, which were first introduced on the PA-7100LC.

The ISA was extended in 1996 to 64-bits, with this revision named PA-RISC 2.0. PA-RISC 2.0 also added fused multiply–add instructions, which help certain floating-point intensive algorithms, and the MAX-2 SIMD extension, which provides instructions for accelerating multimedia applications. The first PA-RISC 2.0 implementation was the PA-8000, which was introduced in January 1996.

CPU specifications[edit]

Model   Marketing nameYearFrequency [MHz]Memory Bus [MB/s]Process [µm]Transistors [millions]Die size [mm²]Power [W]Dcache [kB]Icache [kB]L2 cache [MB]ISANotes
TS-1 ? 1986 8 ? ? — — ? ? ? — 1.0  
CS-1 ? 1987 8 ? 1.6 0.164 72.93 1 — 0.25 — 1.0 [6]
NS-1 ? 1987 25/30 ? 1.5 0.144 70.56 ? ? ? — 1.0 [7]
NS-2 ? 1989 27.5/30 ? 1.5 0.183 196 27 512 512 — 1.0 [8]
PCX ? 1990 ? ? ? ? ? ? ? ? ? 1.0  
PCX-S PA-7000 1991 66 ? 1.0 0.58 201.6 ? 256 256 — 1.1a  
PCX-T PA-7100 1992 33–100 ? 0.8 0.85 196 ? 2048 1024 — 1.1b  
PCX-T PA-7150 1994 125 ? 0.8 0.85 196 ? 2048 1024 — 1.1b  
PCX-T' PA-7200 1994 120 960 0.55 1.26 210 30 1024 2048 — 1.1c  
PCX-L PA-7100LC 1994 60–100 ? 0.75 0.9 201.6 7–11 — 1 2 1.1d  
PCX-L2 PA-7300LC 1996 132–180 ? 0.5 9.2 260.1 ? 64 64 0–8 1.1e  
PCX-U PA-8000 1996 160–180 960 0.5 3.8 337.68 ? 1024 1024 — 2.0  
PCX-U+ PA-8200 1997 200–240 960 0.5 3.8 337.68 ? 2048 2048 — 2.0  
PCX-W PA-8500 1998 300–440 1920 0.25 140 467 ? 1024 512 — 2.0 [9]
PCX-W+ PA-8600 2000 360–550 1920 0.25 140 467 ? 1024 512 — 2.0 [9]
PCX-W2 PA-8700(+) 2001 625–875 1920 0.18 186 304 <7.1@1.5 V 1536 768 — 2.0  
Mako PA-8800 2003 800–1000 6400 0.13 300 361 ? 768/core 768/core 0 or 32 2.0  
Shortfin PA-8900 2005 800–1100 6400 0.13 ? ? ? 768/core 768/core 64 2.0  
posted @ 2014-02-08 22:28  baihuahua  阅读(614)  评论(0)  编辑  收藏  举报