摘要:
https://blog.csdn.net/wordwarwordwar/article/details/79889725转载 阅读全文
摘要:
module divide_2(clk,rst,clk_out); input clk,rst;output clk_out; reg clk_out; always @(posedge clk or negedge rst) if(!rst) begin clk_out<=0; end else 阅读全文
摘要:
转载https://blog.csdn.net/Reborn_Lee/article/details/101620074 阅读全文