systemverilog中层次与路径的区别
摘要:uvm_top = uvm_root::type_id::create("__top__", null); uvm_test_top = my_casen::type_id::create("uvm_test_top", this); env = my_env::type_id::create("e
阅读全文
posted @ 2023-11-10 19:43