VCS中编译和运行主要选项
摘要：compile: vcs -full64 //Enables compilation and simulation in 64-bit mode. -sverilog //Enables the analysis of SystemVerilog source code. -ntb_opts uvm
阅读全文
posted @ 2022-10-29 14:14
